

REMARKS

Upon entry of this amendment, which amends claim 1 and cancels claims 15-18, claims 1-14 and 19-23 are pending in the present application. Applicants reserve the right to file claims 15-18 in a separate application.

Applicants note that claim 1 was amended to correct a typographical error. Specifically, the word "to" was deleted.

Claims 1-14 and 19-23 stand rejected under 35 U.S.C. 103(a) as being unpatentable over Lu et al. (U.S. Pat. No. 5,943,581, hereinafter "Lu") in view of Michaelis (U.S. Pat. No. 6,156,606) and further in view of Ballantine et al. (U.S. Pat. No. 6,271,100, hereinafter "Ballantine").

As best understood, the rejection asserts that Lu discloses all claimed subject matter, but fails to expressly disclose the exposed sidewall surfaces of the trench are annealed in a hydrogen ambient environment. Michaelis is cited as disclosing the step of annealing the sidewall surfaces of the trench using hydrogen gas at temperatures of between 600-800 °C to remove any native oxide from the side wall surfaces, expose the bare silicon of the substrate, and obtain a rutile crystal structure. Further, the rejection asserts that Ballantine discloses the step of annealing the sidewall surfaces of the trench using a hydrogen gas at the temperatures of between 900-1000 °C at about a pressure of 100 Torr or less to substantially reduce stress at corner regions that exist between the trench and the substrate. The rejection then asserts that it would have been obvious in view of Lu, Michaelis, and Ballantine to anneal the trench to reduce the number of defects in the trench created during the step of forming, and to round the corners at the open and closed ends of the trench.

Applicants respectfully submit that Lu and Michaelis, either alone or in combination, disclose or suggest every element of claims 1-14 and 19-23. For example, in amended claim 1, "annealing the trench to: (1) reduce the number of defects in the trench created during the step of forming, and (2) round corners at the open and closed ends of the trench" is not disclosed or suggested. Additionally, independent claims 6, 9, and 19 include either one or both of the above elements.

Also, applicants respectfully submit that Ballantine does not qualify as prior art under the provisions of 35 U.S.C. §103. Ballantine was filed on Feb. 24, 2000. The present application was filed on Nov. 24, 1999. Ballantine was filed after the filing date of the present application and thus, applicants respectfully submit that Ballantine is not prior art.

Accordingly, in view of Ballantine not being prior art, applicants respectfully submit that Lu and Michaelis do not disclose or suggest every element of claims 1, 6, 9, and 19.

Claims 2-5, 7-8, 10-14, and 20-23 depend from independent claims 1, 6, 9, and 19 and thus, derive patentability at least therefrom. Accordingly, applicants respectfully request withdrawal of the rejections.

CONCLUSION


In view of the foregoing, Applicants believe all claims now pending in this Application are in condition for allowance. The issuance of a formal Notice of Allowance at an early date is respectfully requested.

If the Examiner believes a telephone conference would expedite prosecution of this application, please telephone the undersigned at 415-576-0200.

Respectfully submitted,

12/21/01

Date



Brian N. Young
Reg. No. 48,602

TOWNSEND and TOWNSEND and CREW LLP
Two Embarcadero Center, 8th Floor
San Francisco, California 94111-3834
Tel: (415) 576-0200
Fax: (415) 576-0300
BNY:elc
SF 1302396 v1



VERSION WITH MARKINGS TO SHOW CHANGES MADE

1 1. (Amended) A method of forming a trench in a semiconductor substrate, the
2 trench defined by an open end at a major surface of the substrate and a closed end within the body of
3 the substrate, the method comprising the steps of:

4 (a) forming a trench that extends a predetermined distance into the
5 substrate; and

6 (b) annealing the trench to:

7 (1) reduce the number of defects in the trench created during
8 the step of forming, and

9 (2) to round corners at the open and closed ends of the trench.

1 2. The method of claim 1, wherein the step of annealing is performed using
2 hydrogen gas.

1 3. The method of claim 2, wherein the step of annealing is performed within a
2 temperature range of about 960 to 1160°C and within a pressure range of about 40 to 240 Torr.

1 4. The method of claim 1, wherein the step of forming the trench, is performed
2 using an anisotropic etch.

1 5. The method of claim 4, wherein following the annealing step, the width of the
2 trench away from the rounded ends, remains substantially the same as the width prior to the
3 annealing step.

1 6. A method of forming a trench in a semiconductor substrate, the trench
2 defined by an open end at a major surface of the substrate and by a closed end within the body of the
3 substrate, the method comprising the steps of:
4 (a) providing a substrate;
5 (b) growing a masking layer on the major surface of the substrate;
6 (c) selectively etching, through the masking layer to the major surface of
7 the substrate, to define a trench opening access;
8 (d) anisotropically etching, from the trench opening access and into the
9 body of the substrate to form a trench;

10 (e) removing the selectively etched masking layer; and
11 (f) annealing the trench so that corners at the open and closed ends of the
12 trench become rounded.

1 7. The method of claim 6, wherein the step of annealing is performed using
2 hydrogen gas.

1 8. The method of claim 7, wherein the step of annealing is performed within a
2 temperature range of about 960 to 1160°C and within a pressure range of about 40 to 240 Torr.

1 9. A method of forming a trench in an epitaxial layer of a semiconductor
2 substrate, the trench defined by a closed end at a major surface of the epitaxial layer and a closed end
3 within the body of the epitaxial layer, the method comprising the steps of:

4 (a) forming a trench that extends a predetermined distance into the
5 epitaxial layer; and

6 (b) annealing the trench so that corners at the open and closed ends of the trench
7 become rounded.

1 10. The method of claim 9, wherein the step of annealing is performed using
2 hydrogen gas.

1 11. The method of claim 10, wherein the step of annealing is performed within a
2 temperature range of about 960 to 1160°C and within a pressure range of about 40 to 240 Torr.

1 12. The method of claim 9, wherein the step of annealing also functions to reduce
2 the number of material defects in and/or on the walls of the trench.

1 13. The method of claim 9, wherein the step of forming the trench is performed
2 using an anisotropic etch.

1 14. The method of claim 13, wherein, following the annealing step, the width of
2 the trench, away from the rounded ends, remains substantially the same as the width prior to the
3 annealing step.

1 15-18. (Canceled).

1 19. A method of making a trench field effect transistor, comprising:

2 (a) providing a semiconductor substrate of a first dopant charge type, the
3 substrate embodying the drain of the trench field effect transistor;

4 (b) growing an epitaxial layer of the same first dopant charge type on the
5 substrate, the epitaxial layer having a different resistivity than the resistivity of the substrate;

6 (c) forming at least one trench into the epitaxial layer, each trench
7 defined by a first end in a plane defined by a major surface of the substrate and by walls that
8 extend to a second end at a predetermined depth into the epitaxial layer;

9 (d) annealing the at least one trench to:

10 (1) reduce the number of defects in the at least one trench created
11 during the step of forming the at least one trench, and

12 (2) round corners at the first and second ends of the at least one
13 trench;

14 (e) growing a dielectric layer on the walls of the at least one trench;

15 (f) forming a conductor over the dielectric layer, the conductor
16 embodying the gate of the trench field effect transistor;

17 (g) patterning the epitaxial layer and implanting a dopant of a second
18 charge type to form wells interposed between adjacent trenches; and

19 (h) patterning the epitaxial layer and implanting a dopant of the first
20 charge type to form regions that embody the source regions of the field effect transistor.

1 20. The method of claim 19, further including the step of forming one or more
2 heavy bodies of the second charge type positioned above the wells and between the source regions,
3 each heavy body forming an abrupt junction with its corresponding well.

1 21. The method of claim 19, wherein the step of annealing is performed using
2 hydrogen gas.

1 22. The method of claim 21, wherein the step of annealing is performed within a
2 temperature range of about 960 to 1160°C and within a pressure range of about 40 to 240 Torr.

1 23. The method of claim 19, wherein the step of forming the at least one trench is
2 performed using an anisotropic etch.